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ABSTRACT
This paper presents the design of a third order low-passΣ∆ analog-
to-digital converter (ADC) employing a continuous-time (CT) loop
ﬁlter. The loop ﬁlter is implemented using Gm − C integrators,
where the transconductors are implemented using CMOS transis-
tors only. System level as well as transistor level design issues for
power efﬁciency is discussed. A prototype Σ∆ ADC intended for
weak biological signals restricted to bandwidths below 4 kHz has
been manufactured in a standard 0.35µm CMOS technology. The
ADC has a measured resolution of 10 bits and a dynamic range
(DR) of 67 dB at a sampling rate of fs = 1.4MHz, while drawing
a bias current of 60µA from a modest supply voltage of 1.8V,
thus consuming 108µW of power.
1. INTRODUCTION
The last few decades has seen a rapidly growing interest in the im-
plementation of systems-on-chip for sensing, recording and pro-
cessing of various physical signals, ranging from micromachined
silicon sensor readouts to biological signals. A typical conﬁgura-
tion for these systems consists of an analog frontend for prepro-
cessing the often weak signal input followed by an A/D converter
leaving the signal for further digital processing. As many of these
systems are designed for portability, low power consumption of
the system components is crucial.
In this paper we propose a continuous-time Σ∆ A/D con-
verter suitable for quantizing preampliﬁed nerve signals recorded
by cuff-electrodes. The main energy of human nerve signals lie
in the frequency band 400Hz < fsig < 4 kHz and has a typical
maximum amplitude of ±10µV [1]. A preampliﬁer which brings
the nerve signal to ±100mV has previously been implemented
and is reported in [2].
CT loop ﬁlters hold several advantages over their discrete-time
counterparts. As the sampler is located deep inside the modula-
tor loop, implicit anti-aliasing is provided by the CT loop ﬁlter.
Furthermore, the gain-bandwidth-product (GBW) of the active el-
ement in the CT loop ﬁlter can be signiﬁcantly lowered compared
to traditional switch-capacitor implementations for a given sam-
pling frequency implying power savings [3]. The drawbacks of
using a CT loop ﬁlter is increased sensitivity to clock jitter and
loop delay.
For low power implementation of Σ∆-modulators, the single-
loop architecture as shown in ﬁg.1 is preferred, as only the ﬁrst
integrator in the loop has strict requirements imposed on it. The
requirements for the remaining integrators can be relaxed as all
internal nodes are ﬁltered to the output.
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Fig. 1. Continuous-time 3rdorder Σ∆- modulator block diagram.
2. CT Σ∆-MODULATOR SYSTEM DESIGN
As shown in ﬁg. 1, the quantizer is modelled by a gain factor K
and an additive white noise source q(n). The feedback DAC is a
NRZ zero-order hold waveform and the s-domain transfer function
of the DAC is given by: GDAC(s) = [1− exp(−sT )] /s. The
overall loop ﬁlter function can be written:
H(s) =
3∑
n=1
cn
(
ω0
s
)n
GDAC(s) (1)
The signal transfer function (STF) and noise transfer function (NTF)
from a loop-ﬁlter perspective are respectively:
STF(s) =
KH(s)
1 + KH(s)
≈ 1, NTF(s) = 1
1 + KH(s)
(2)
By choosing an appropriate NTF, e.g. a butterworth highpass ﬁlter,
the feedback coefﬁcients can be derived [3].
Σ∆-modulators are characterized by having a maximum sta-
ble input amplitude (MSA), which will cause the modulator to be-
come unstable when exceeded. The MSA is inversely proportional
to the loop ﬁlter order and cutoff frequency ω0, i.e. the more ag-
gressively we high-pass ﬁlter the quantization noise, the less signal
power can be applied while maintaining stable operation [3].
For a given quantization noise power σ2q, the inband quantiza-
tion noise power for a channel [flow; fhigh] can be found:
PQ =
σ2q
fs
∫ fhigh
flow
∣∣∣∣ 11 + KH (ej2πf )
∣∣∣∣
2
df (3)
The resulting maximum signal-to-quantization-noise-ratio (SQNR)
at the MSA is then:
SQNR = 10 log
(
MSA2
PQ
)
(4)
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Fig. 2. Continuous-time integrator with feedback and correspond-
ing single-ended dual input transconductor MOST schematic.
The optimum loop ﬁlter order, sampling frequency and loop ﬁlter
cut-off frequency ω0, with regards to minimizing the power con-
sumption for a required SQNR can be found by using the design
methodology described in [3]. For 10 bits performance for our
given bandwidth, a third order loop ﬁlter with a cut-off frequency
of 80 kHz and a sampling frequency of 1.4MHz was found to be
optimal as a second order ﬁlter would require a high sampling fre-
quency, whereas a fourth order ﬁlter would degrade stability.
3. IMPLEMENTATION
3.1. Transconductor Core
The integrators were implemented as Gm − C structures. A prin-
ciple block diagram of an integrator is shown in ﬁg. 2(a), where
the integrator is shown in a single-ended version for simplicity.
The integrator unity-gain frequency is given by ω0 = Gm1/Cint.
The integrator employs two transconductors for the signal input
and the modulator DAC feedback respectively. The feedback DAC
function is implemented by letting the ADC output y(n), control
a switch selecting either a positive or negative voltage reference
Vref+/-. The feedback factor is determined by c = Gm2/Gm1.
The two transconductors employed in an integrator were im-
plemented in a single MOST-only structure by using an extended
version of the transconductor introduced in [4], shown in a single-
ended version in ﬁg. 2(b). The transconductors Gm1 and Gm2
of ﬁg. 2(a) are realized by biasing M1 and M2 in the triode region
thus realizing a two-input transconductor. The drain voltage of M1
and M2 is set by the bias voltage VB and held constant through the
negative feedback loop comprising M3 and M4. Hence, the source
node of M3 constitutes a virtual ground node well suited for cur-
rent summing. M3 is biased in weak inversion to maximize the
gm/ID-ratio whereas all other MOSTs are biased in strong inver-
sion for good matching. The signal currents produced by M1 and
M2 are thus sensed by M3 resulting in a voltage change at the gate
of M4 modulating the M4 current iDS. The summed signal current
is accessed through M5 which mirrors the M4 iDS.
Using the EKV-model, the drain current for a PMOST biased
in the triode region is given by [5]:
ID = K
′
P (W/L)
[
VG−Vth,p + n
2
(VD−VS)
]
(VD−VS) (5)
where Vth,p is the threshold voltage, n is the slope factor and all
terminal voltages are referred to the bulk. Eq. (5) is valid for VG−
Vth,p ≤ n (VD − VS). From eq. (5) it is seen that the drain current
varies linearly with the gate voltage if the drain-source voltage is
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Fig. 3. Fully differential dual-input transconductor including
CMFB circuit.
held constant. The transconductance of M1 and M2 constituting
Gm1 and Gm2 in the overall dual input transconductor is equal to
the triode region small-signal transconductance:
Gm,single = gm =
∂ID
∂VG
= K
′
P (W/L) (VD − VS) (6)
From eq. (6) we see that the transconductance is tunable by reg-
ulating the drain-source voltage enabling us to tune the loop ﬁlter
cut-off frequency ω0 to the desired frequency.
The necessary bias current of the transconductor core is de-
termined by the speed requirements of the negative feedback loop.
An approximate expression for the loop GBW is given by: GBW =
gm4/(2cgs4 + cgd3 + cIB). Voltage excursions on the drain of M1
and M2 will result in modulation of the transconductor output cur-
rent given by: ∆ids1,2 = ∆vds1,2 (gds1 + gds2). The amplitude
of the voltage excursions is given by regulated impedance seen at
the source node of M3 Zx. An approximate expression for this
impedance for frequencies greater than the loop 3dB frequency is:
Zx(ω) ≈ ω
gm3GBW
(7)
From eq. (7), we see that the impedance can be lowered by in-
creasing the loop GBW and gm3, hence giving us the required bias
current necessary for a given input frequency.
3.2. Differential Transconductor
A fully differential version of the dual-input transconductor can be
easily realized by duplicating the circuit of ﬁg. 2 as shown in ﬁg. 3.
Common mode stabilization is achieved by including a common-
mode-feedback (CMFB) circuit which is constructed by replicat-
ing the transconductor core as seen in ﬁg. 3. Output common-
mode voltage deviation is sensed by M1C and M2C which injects
current through the 2:1 mirrors to correct the output voltage. The
aspect ratio of M1C and M2C are set equal to half the aspect ratio
sum of M1 and M2. So we have W1C = W2C = (W1 + W2) /2,
hereby ensuring that the correct common-mode level is set for the
succeeding integrator.
The 2:1 mirrors employed by the CMFB circuit will also half
the small signal current, hence the differential transconductor has
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Fig. 4. Comparator schematic.
transconductance equal to half the single-ended version:
Gm,diﬀ = 1/2Gm,single = 1/2gm1 (8)
Due to the ﬁltering of the internal nodes in the loop ﬁlter, the re-
quirements for the 2nd and 3rd transconductors can be relaxed. A
summary of the transconductor performances is given below:
IB [µA] Reg. GBW [MHz] DC-gain A0[dB]
G1 3 10 61
G2 1.25 4.5 61
G3 0.75 2.7 48
3.3. Comparator
As the quantizer in the ADC modulator consists of a single bit,
a comparator sufﬁces. A schematic of the realized comparator is
shown in ﬁg. 4. It consists of a preampliﬁer stage and a track
and latch output stage. During the low state of the clock, the M6
positive feedback pair is switched off and the M5 pair is switched
on. The loop gain around the M4 and M5 pairs is in this case <1
and the comparator operates in track mode with a gain given by:
AV =
vo
vi
= gm1
gm4 + gm5
g2m5 − g2m4
≈ gm1
gm5
(9)
As the clock goes high, switch S2 turns off and the loop gain
around the M4 pair is now >1. Switch S1 turns on enabling the
M6 positive feedback pair and the comparator output is latched. A
digital set-reset latch succeeds each of the comparator outputs in
order to restore the output to full digital levels.
3.4. Capacitor dimensioning
A ﬁgure of merit for transconductors is the noise-excess-factor
(NEF) which is deﬁned as the ratio of transconductor output ther-
mal noise conductance to the transconductance:
NEF =
GN,out
Gm
(10)
For the employed transconductor, the NEF can be shown to be [4]:
NEF =
gds1
gm1
(
1 +
gds1
gm3
)
+ 2
gm4
gm1
+
gm,IB
gm1
(11)
The thermal noise accumulated on the integrating capacitor is:
PTh =
NEF · kT
Cint
(12)
Fig. 5. Chip die microphotograph.
Referred to a given reference voltage Vref , the total amount of
noise allowable for a resolution of b bits is given by:
PN =
(MSA · Vref)2
2 · 10(6.02b+1.76)/10 (13)
We have previously derived an expression for the inband quanti-
zation noise eq. (3). Combining equations (12-13) and eq. (3), we
can solve for the minimum allowable capacitor size:
Cint = NEF · kT
[
(MSA · Vref)2
2 · 10(6.02b+1.76)/10 − PQ
]−1
(14)
The noise ﬁltering of the intenal nodes allows for smaller capac-
itors in the 2nd and 3rd integrators. The implemented capacitor
sizes are given below:
C1 C2 C3
Cap. size [pF] 7.5 1.75 1.25
4. MEASUREMENTS
The circuit was implemented in a standard 0.35µm CMOS pro-
cess. A chip microphotograph is shown in ﬁg. 5, where the Σ∆-
modulator is contained in the lower half of the chip.
An example output spectrum is shown in ﬁg. 6, for an input
tone at 1.3 kHz with an amplitude of 0.8Vref . The second har-
monic is seen to dominate the spurious performance, which is most
likely caused by mismatches between the positive and negative sig-
nal paths.
Fig. 7 shows the measured signal-to-noise-plus-distortion ratio
(SNDR) for two different tone frequencies versus the normalized
input signal Vin/Vref for one of the test chips. Though the har-
monic performance is unexpectedly dominated by the second har-
monic we still achieve a max. SNDR of approx. 62 dB at the low
tone frequency at 340Hz, which deteriorates to approx. 56 dB for
the higher tone frequency at 1300Hz. The average max. SNDR
over the ten test chips for an input tone of 1864Hz was measured
at 58.4 dB.
The measured average current drawn in the ten test chips is
60µA from a 1.8Vsupply giving an average power consumption
of P = 108µW, excluding bias circuitry and input buffers.
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This work [6] [7] [8] [9]
Power Dissipation [µW] 108 135 950 340 40
Signal Bandwidth [kHz] 3.6 25 25 8 16
Sampling Frequency [MHz] 1.4 2.4 5 1.024 1.538
Peak SNDR [dB] 62 70 85 69 62
VDD − VSS [V] 1.8 1.5 1 1.95 0.9
Dynamic Range [dB] 67 80 88 73 77
Technology 0.35µm CMOS 0.5µm CMOS 0.35µm CMOS 1.2µm CMOS 0.5µm CMOS
Table 1. Measured performance summary of the third order Σ∆-modulator and comparison with prior work.
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Fig. 6. Measured output spectrum.
The measured performance of the circuit is summarized in ta-
ble 1 together with results of recent similar work.
5. CONCLUSION
A low-power CT ADC has been implemented using Gm − C in-
tegrators. The transconductors were implemented using MOST
only, whereas the integrating capacitors were implemented as poly-
poly capacitors. However as all capacitors are grounded, poly-well
capacitors are feasible for a MOST only implementation of the
ADC thus making it suitable for implementation in pure digital
CMOS standard processes. Comparison with prior work shows
that CT loop-ﬁlters are a good alternative to switch-capacitor DT
loop-ﬁlters for low-power Σ∆ ADCs. The transconductor em-
ployed is reported operational at a supply of 1.2 V in a 0.18µm
technology [4], implying that sub 75µW operation of the ADC
could be achieved.
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